Poly-Si filrns are widely used as gate and interconnecting electrodes in MOS LSIrs. Lowering the sheet resistivity is still a key requirement to improve the high-speed performance. However, the resistivity seems to have reached almost to its minimum in the standard process, under the limited thickness and Iine width conditions. Utilizing a laser annealing technology, a drastic reduction in poly-Si sheet resistivity, from 4on/s to loQln, has been observed. The technology was successfully applied in MOS fabrication process steps, and practically no degradation in device characteristics was observed. Physical mechanism of poly-Si laser annealing is also presented.
tion in C-V, Vth, and g, were observed. Junction leakage current, junction breakdown vortage, and leakage current between gate and source, drain or substrate were also tested without any notlceable change.
The technique was successfully applied to an actual NMOS LSI chip, and the expected speed improvement was confirrned. Dependence on poly-Si f i.lrn thickness, doping revel or ion irnplanted dose leveI dependence are also studied. More detailed discussion on the annealing mechanism will be presented. 
